Abstract. The statistical distribution of the direct tunnel leakage current through the ultrathin gate oxides of MOSFETs induces significant fluctuations in the threshold voltage and the transconductance when the gate oxide tunnel resistance becomes comparable to the gate poly-Si resistance. By calculating the measured tunnel current based on multiple scattering theory, it is shown that the threshold voltage and the transconductance fluctuations will be problematic when the gate oxide thickness is scaled down to about 0.8 nm.
Introduction
Aggressive downscaling of gate oxide thickness has currently improved the current driveability of MOSFETs, while the tunnel leakage current through ultrathin gate oxides emerges as a new roadblock of device integration. The limit of oxide thickness scaling has been discussed in terms of stand-by power consumption on a chip [1] . It has also been reported that the transconductance saturation occurs due to a finite inversion layer thickness [2] and gate poly-Si depletion [3] in ultrathin gate oxide MOSFETs. Recently the influence of gate leakage tunnel current on the dc characteristics has Because of the layer-by-layer etching mechanism of SiO 2 [6] , excellent thickness uniformity and thickness control are achieved.
been examined for MOSFETs with 1.2-2.8 nm thick gate oxides, and a quantitative model which explains the fact that the gate leakage current induces systematic fluctuations of the threshold voltage V th and the transconductance G m has been proposed [4] . In this paper the measured tunnel current through ultrathin gate oxides is calculated by multiple scattering theory. Also, the correlation between the MOSFET characteristics and the direct tunnel current through 1.2-3.3 nm thick SiO 2 layers has been investigated to reveal the fundamental limit of gate oxide thickness scaling.
Experiment
Hydrogen-terminated Si(100) surfaces prepared by treatment in a 0.1% HF+1% H 2 O 2 solution were oxidized at 850
• C in 2% O 2 diluted with N 2 . For preparing oxides thinner than 2 nm, the thicker oxide was etched back by 0.1% HF as shown in figure 1 .
The etch rate decreases when the oxide thickness becomes thinner than 1.2 nm because the layer is compressively strained in this region [5] . The thickness uniformity of the etched-back oxides is satisfactory on the entire wafer surface for application to gate oxides. The atomic scale thickness uniformity of the etched oxides was also confirmed by AFM at each step of oxide stripping [6] . The oxide thickness was determined by ellipsometry using the refractive index of 1.460. It has been demonstrated that the ellipsometric oxide thickness agrees well with the gate oxide thickness obtained from theoretical analysis of measured tunnel current based on multiple scattering theory (MST) [7] , and it also coincides with the thickness determined by C-V analysis of MOSFETs taking into account the inversion layer quantization effects and poly-Si depletion [3] . The direct tunnel currents through 1.27-3.29 nm thick oxides measured as a function of oxide voltage are compared with that calculated by MST in figure 2 . Since all the measured tunnel current for MOS diodes are well fitted to the calculated results, the etched-back oxides can be used for gate oxides. In fact the tunnel current measured for 1.0 µm gate length MOSFETs is quite consistent with that for the MOS diodes as shown in figure 2 . In order to form shallow S/D extensions 10 keV Sb ions were implanted through a 5 nm screen oxide at a dose of 1 × 10 14 cm −2 [8] . The gate poly-Si was doped with 50 keV As ion implantation at a dose of 5 × 10 15 cm −2 during deep source and drain formation. The gate poly-Si sheet resistance was 800 sq. A polycide or salicide technique for a low resistive gate was not employed in order to enhance the influence of gate tunnel current on device characteristics. 
A model for V th fluctuation by gate tunnel current
The gate tunnel leakage current I g flows into a channel via the gate poly-Si and gate oxide as schematically indicated in figure 3(a) . When the gate oxide resistance R SiO2 is lowered by oxide thickness scaling, the voltage drop at the gate poly-Si resistance R poly cannot be ignored. As illustrated in figure 3(b) , V th apparently increases by R poly I g and fluctuates due to the statistical distribution of I g over the range determined by R poly I g . This will restrict the gate oxide thickness scaling. The salicide technology will alleviate this problem.
Results and discussion
Tunnel current through ultrathin oxides for n + poly-Si gate MOS diodes measured as a function of voltage across the oxide is shown in figure 4 . Since the poly-Si gate is negatively biased for all measurements, the poly-Si depletion effect does not exist and the quantization effect of the p-type Si(100) accumulation layer can be ignored [9] . The flat-band voltage and surface potential of the accumulation layer were subtracted from the gate voltage to obtain the oxide voltage. The oxide barrier height of 3.34 eV was used as determined by the valence band alignment at the SiO 2 /Si(100) interface and the SiO 2 bandgap [10, 11] . Note that the barrier height at the poly-Si/SiO 2 interface is tentatively set equal to the value at the SiO 2 /Si(100) interface. Taking into account the fact that the carrier density for the n + poly-Si gate is 3×10 20 cm −3 [12] , the Fermi level is located at 0.14 eV above the conduction band edge. The electron effective mass of m * T = 0.35 m 0 for direct tunnelling and the oxide conduction band effective mass of m * OX = 0.60 m 0 are commonly used for the calculation of tunnel current. The direct tunnel electron mass was evaluated as a fitting parameter when the measured current was compared with multiple scattering theory in the oxide thickness range from 3 to 5 nm. For the purpose of fitting, the ellipsometric oxide thickness was referred to as an initial value, which is considered to be very close to the real oxide thickness [3] . Finally the effective mass and the oxide thickness were consistently determined. Thus, the obtained effective mass was used for reproducing the direct tunnel current component of the measured I -V curves for oxides thinner than 3 nm. In this fitting, the oxide thicknesses were the only fitting parameter and the extracted value is indicated in figure 4 . The oxide conduction band .56 µm become normal as reported in [13] . The direct tunnel leakage current for 1.2-2.8 nm thick gate oxide MOSFETs at V g = 1.5 V was measured as a function of gate length as shown in figure 6 , together with calculated results in which the electric field at V g = 1.5 V for each oxide thickness was evaluated by using device simulation. The measured tunnel current for T ox = 1.2 nm is slightly lower than the theoretically calculated I g , while those for T ox = 2.0 and 2.8 nm agree with the calculated results. The experimental data for T ox = 1.2 nm are in good agreement with the calculated result when the voltage drop by the poly-Si gate R poly I g is taken into account. The result of [13] , where T ox = 1.5 nm and I g at V g = V d = 1.5 V was measured as a function of L g , is also shown in figure 6 . Note that I g increases in proportion to L g because the gate width is kept constant, while the relationship I g ∝ L 1.8 g was obtained for the case of [13] . The statistical distributions of I g for 1.2-2.8 nm thick gate oxides are shown in figure 7 , where I g fluctuation defined as the sigma divided by the average of I g is within 10% for all the cases. Nevertheless, as shown in figure 8 , V th significantly fluctuates with the I g distribution for T ox = 1.2 nm, while for T ox = 2.0 and 2.8 nm V th remains almost constant regardless the I g distribution. At T ox = 2.8 nm, I g at V g = 1.5 V was used as a measure of the distribution because I g at V th was less than the detection limit. The increase of I g also degrades the linear mode transconductance G m for T ox = 1.2 nm as shown in figure 9 . This can be explained by the decrease in net V g due to R poly I g drop. V th and G m fluctuations for T ox = 1.2 nm are similarly observed for short channel MOSFETs (figure 10). Based on the above results we can predict that V th and G m fluctuations are induced even for MOSFETs with low resistive polycide or salicide gates when the gate oxide thickness is scaled down to less than 1 nm as shown in figure 11 , where the gate oxide resistance calculated from theoretical tunnel current is plotted as a function of oxide thickness together with experimental data. In the calculation, the oxide electric field and gate area L g W g were 5 MV cm , are indicated in figure 10 . Considering that the gate poly-Si sheet resistance after polycide or salicide process is 3-10 sq −1 , V th and G m fluctuations will emerge when the gate oxide thickness is reduced to 0.6-0.8 nm. Since the gate poly-Si resistance increases as L g is scaled down, the above mentioned problem cannot be solved by L g shrinkage. Gate oxide reliability is the other important concern for oxide thickness scaling. It has recently been shown that the time to soft breakdown under a constant electric field at 10.0-10.5 MV cm −1 is identical for 2.5-4.9 nm thick oxides [14] . However, the dielectric degradation mechanism for the thinner oxides remains unclear.
Conclusion
The direct tunnel leakage current through 1.2-2.8 nm thick gate oxides for 0.1-20 µm gate length nMOSFETs has been evaluated both experimentally and theoretically. It is shown that the statistical distribution of gate tunnel leakage current causes significant fluctuations in V th and G m for ultrathin gate oxide MOSFETs when the gate oxide tunnel resistance becomes comparable to the gate poly-Si resistance. This problem, as well as the stand-by power consumption and the G m saturation due to the finite inversion layer thickness, will limit the gate oxide thickness scaling.
